Login / Signup

Run-time performance optimization of an FPGA-based deduction engine for SAT solvers.

Andreas DandalisViktor K. Prasanna
Published in: ACM Trans. Design Autom. Electr. Syst. (2002)
Keyphrases