Login / Signup
Design of a 1GHz Digital PLL Using 0.18\mu m CMOS Technology.
Haripriya Janardhan
Mahmoud Fawzy Wagdy
Published in:
ITNG (2006)
Keyphrases
</>
cmos technology
mixed signal
low power
high speed
real time
pattern recognition
edge detection