Login / Signup
A Time-Predictable Memory Network-on-Chip.
Martin Schoeberl
David Vh Chong
Wolfgang Puffitsch
Jens Sparsø
Published in:
WCET (2014)
Keyphrases
</>
network on chip
routing algorithm
power dissipation
data transfer
network simulator
power consumption
signal processing
multi processor
shortest path
packet switched
real time
image processing
multistage
network traffic