Sign in

Clock Data Compensation Aware Digital Circuits Design for Voltage Margin Reduction.

Taesik NaJong Hwan KoSaibal Mukhopadhyay
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2017)
Keyphrases