Login / Signup

Behavioral test benches for digital clock and data recovery circuits using Verilog-A.

S. I. AhmedKent OrthnerTadeusz Kwasniewski
Published in: CICC (2005)
Keyphrases