Using Formal Verification Techniques to Reduce Simulation and Test Effort.

Odile Laurent Pierre Michel Virginie Wiels

Published in: FME (2001)

Keyphrases

formal verification
model checking
model checker
bounded model checking
automated verification
simulation environment
neural network
test data
symbolic model checking
artificial intelligence
dynamic programming
orders of magnitude
mathematical model
simulation model