An Accurate FPGA Online Delay Monitor Supporting All Timing Paths.

Weixiong Jiang Rui Li Heng Yu Yajun Ha

Published in: ISCAS (2020)

Keyphrases

real time
online learning
high quality
high accuracy
hardware implementation
low cost
computationally efficient
data acquisition
critical path
high speed
shortest path
monitoring system
single chip