Login / Signup
Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics.
Peter Feldmann
Sharad Kapur
David E. Long
Published in:
DATE (1999)
Keyphrases
</>
high speed
real time
data sets
neural network
lightweight
infrared
cost effective
highly efficient
high density
levels of abstraction