A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method.