Design-Time Railway Capacity Verification using SAT modulo Discrete Event Simulation.

Bjørnar Luteberget Koen Claessen Christian Johansen

Published in: FMCAD (2018)

Keyphrases

discrete event simulation
formal verification
real time
knowledge base
expert systems
search strategies
semiconductor manufacturing
functional verification