• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Design-Time Railway Capacity Verification using SAT modulo Discrete Event Simulation.

Bjørnar LutebergetKoen ClaessenChristian Johansen
Published in: FMCAD (2018)
Keyphrases
  • discrete event simulation
  • formal verification
  • real time
  • knowledge base
  • expert systems
  • search strategies
  • semiconductor manufacturing
  • functional verification