A Fault Model to Detect Design Errors in Combinational Circuits.

Puneet Ramesh Savanur Spyros Tragoudas

Published in: DFT (2021)

Keyphrases

detection algorithm
logic circuits
user interface
design process
fault model
circuit design
logic synthesis
case study
high speed
detection method
high level synthesis