Low energy FPGA interconnect design.

Rohini Krishnan José Pineda de Gyvez Martijn T. Bennebroek

Published in: ACM Great Lakes Symposium on VLSI (2004)

Keyphrases

low energy
high speed
hardware design
neural network
minimum energy