Login / Signup
Decoding Unit with High Issue Rate for X86 Superscalar Microprocessors.
S.-K. Cheng
R.-Ming Shiu
Jean Jyh-Jiun Shann
Published in:
ICPADS (1998)
Keyphrases
</>
instruction set
wide range
computer architecture
high precision
high rate
computing power
database
real time
databases
search engine
image sequences
computer systems
low complexity
application specific
highly parallel
decoding algorithm