FPGA interconnect sizing using extended logical effort model.

Published in: FPL (2008)

Keyphrases

conceptual model
probabilistic model
prior knowledge
experimental data
theoretical framework
computational model
signal processing
logical representation
network structure
statistical model
theoretical analysis
database
management system
cost function
data model
reinforcement learning
high level
image processing