Login / Signup
Improved unified interconnect unit for high speed and scalable FPGA.
Lei Li
Jian Wang
Jinmei Lai
Published in:
ASICON (2013)
Keyphrases
</>
high speed
low power
low latency
data acquisition
frame rate
real time
neural network
lightweight
image processing
web scale
learning algorithm
improved algorithm