Login / Signup
Automatic clock tree generation in ASIC designs.
Alessandro Balboni
Claudio Costi
A. Pellencin
M. Quadrini
Donatella Sciuto
Published in:
ED&TC (1995)
Keyphrases
</>
tree structure
semi automatic
generation process
integrated circuit
power consumption
tree construction
machine learning
data driven
binary tree
fully automatic
database
signal processing
high speed
nearest neighbor
similarity measure
case study
information retrieval
neural network