Login / Signup

Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction.

Arash SaifhashemiHossein Pedram
Published in: DAC (2003)
Keyphrases