Low Power embedded DRAM caches using BCH code partitioning.

Pedro Reviriego Alfonso Sánchez-Macián Juan Antonio Maestro

Published in: IOLTS (2012)

Keyphrases

low power
cmos technology
power consumption
embedded dram
high speed
low cost
single chip
low power consumption
low voltage
digital signal processing
video coding
low complexity
power management