Login / Signup
Finite Input-Memory Automaton Based Checker Synthesis of SystemVerilog Assertions for FPGA Prototyping.
Chengjie Zang
Shinji Kimura
Published in:
IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2009)
Keyphrases
</>
finite automata
high speed
knowledge base
low cost
finite number
parallel hardware
hardware implementation
input data
memory space
hardware design
real time image processing
programmable logic
real time
memory usage
case study
software implementation
program synthesis