Login / Signup
Optimization of word-line booster circuits for low-voltage flash memories.
Toru Tanzawa
Shigeru Atsumi
Published in:
IEEE J. Solid State Circuits (1999)
Keyphrases
</>
low voltage
design considerations
cmos technology
random access memory
power management
power line
low power
high speed
power consumption
real time
mixed signal
data streams