Login / Signup

An energy- and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems.

Hyung Gyu LeeSeungcheol BaekChrysostomos NicopoulosJongman Kim
Published in: ICCD (2011)
Keyphrases