Login / Signup

A 2.2GHz 7.6mW sub-sampling PLL with -126dBc/Hz in-band phase noise and 0.15psrms jitter in 0.18µm CMOS.

Xiang GaoEric A. M. KlumperinkMounir BohsaliBram Nauta
Published in: ISSCC (2009)
Keyphrases