Login / Signup
A comprehensive delay macro modeling for submicrometer CMOS logics.
Jean Michel Daga
Daniel Auvergne
Published in:
IEEE J. Solid State Circuits (1999)
Keyphrases
</>
low cost
high speed
image processing
image sequences
artificial neural networks
power consumption