Login / Signup

Non-iterative SDC modulo scheduling for high-level synthesis.

Leandro de Souza RosaChristos-Savvas BouganisVanderlei Bonato
Published in: Microprocess. Microsystems (2021)
Keyphrases
  • high level synthesis
  • scheduling problem
  • parallel architecture
  • round robin
  • parallel machines
  • design space exploration
  • computer vision
  • information systems
  • pattern recognition
  • scheduling algorithm