Login / Signup
Capturing topology-level implications of link synthesis techniques for nanoscale networks-on-chip.
Daniele Ludovici
Georgi Nedeltchev Gaydadjiev
Davide Bertozzi
Luca Benini
Published in:
ACM Great Lakes Symposium on VLSI (2009)
Keyphrases
</>
levels of abstraction
high bandwidth
low cost
small world
network design
high density
high speed
power consumption
network structure
community detection
mechanical devices
evolvable hardware
network size
network model
neural network
computer networks
higher level
social networks
search engine