Low-Voltage Limitations and Challenges of Memory-Rich Nano-Scale CMOS LSIs.

Published in: ICECS (2007)

Keyphrases

low voltage
nano scale
random access memory
design considerations
power line
cmos technology
power management
leakage current