Login / Signup

Timing optimization by gate resizing and critical path identification.

Chen-Liang FangWen-Ben Jone
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1995)
Keyphrases