Area and power efficient ECC for multiple adjacent bit errors in SRAMs.