Login / Signup
A 9-bit 100MS/s tri-level charge redistribution SAR ADC with asymmetric CDAC array.
Xiaolei Zhu
Yanfei Chen
Sanroku Tsukamoto
Tadahiro Kuroda
Published in:
VLSI-DAT (2012)
Keyphrases
</>
real time
higher level
random access memory
analog to digital converter
charge coupled devices
multiscale
sar images
synthetic aperture radar
levels of abstraction