Login / Signup

Design of a 128-mb SOI DRAM using the floating body cell (FBC).

Takashi OhsawaKatsuyuki FujitaKosuke HatsudaTomoki HigashiTomoaki ShinoYoshihiro MinamiHiroomi NakajimaMutsuo MorikadoKazumi InohTakeshi HamamotoShigeyoshi WatanabeShuso FujiiTohru Furuyama
Published in: IEEE J. Solid State Circuits (2006)
Keyphrases
  • times faster
  • video sequences
  • design process
  • computer aided
  • design principles
  • dynamic range
  • layout design