A reconfigurable multilevel parallel texture cache memory with 75-GB/s parallel cache replacement bandwidth.
Se-Jeong ParkJeong-Su KimRamchan WooSe-Joong LeeKang-Min LeeTae-Hum YangJin-Yong JungHoi-Jun YooPublished in: IEEE J. Solid State Circuits (2002)