A Hardware-efficient Rate Encoding Hardware with Latch-based TRNG.
Sun-A JoJi-Won SeoMin-Jae SeoPublished in: ICEIC (2024)
Keyphrases
- low cost
- real time
- hardware and software
- massively parallel
- hardware implementation
- computing systems
- software implementation
- cost effective
- personal computer
- hardware design
- single chip
- vlsi implementation
- computational power
- computer systems
- processing units
- low latency
- processing capabilities
- parallel architectures
- parallel execution