Towards effective embedded processors in codesigns: customizable partitioned caches.