Login / Signup
Evaluating the impact of using multiple-metal layers on the layout area of switch blocks for tile-based FPGAs in FinFET 7nm.
Sajjad Rostami Sani
Anas Razzaq
Andy Gean Ye
Published in:
FCCM (2022)
Keyphrases
</>
multi layer
information retrieval
data sets
computer vision
digital images
high speed
variable size
multiple layers