Login / Signup

A Tool for Trading-Off On-Line Error Detection Efficiency with Implementation Cost for Sequential Logic Implemented in FPGAs.

Grzegorz BorowikAndrzej Krasniewski
Published in: ICSEng (2011)
Keyphrases