Login / Signup
Slope interconnect effort: gate-interconnect interdependentdelay model for CMOS logic gates.
Myeong-Eun Hwang
Seong-Ook Jung
Kaushik Roy
Published in:
ISLPED (2007)
Keyphrases
</>
high speed
theoretical framework
probabilistic model
statistical model
high level
similarity measure
computational model
mathematical model
formal model
data sets
multi agent systems
em algorithm
conceptual model
neural network model