Login / Signup

Slope interconnect effort: gate-interconnect interdependentdelay model for CMOS logic gates.

Myeong-Eun HwangSeong-Ook JungKaushik Roy
Published in: ISLPED (2007)
Keyphrases