Login / Signup
Efficient timing closure with a transistor level design flow.
Cristiano Lazzari
Cristiano Santos
Adriel Ziesemer
Lorena Anghel
Ricardo Reis
Published in:
VLSI-SoC (2007)
Keyphrases
</>
artificial intelligence
design process
computer aided
design methodology
databases
neural network
high speed
building blocks
circuit design
information retrieval
multiscale
evolutionary algorithm
computationally expensive
engineering design
design tools