Login / Signup

Efficient timing closure with a transistor level design flow.

Cristiano LazzariCristiano SantosAdriel ZiesemerLorena AnghelRicardo Reis
Published in: VLSI-SoC (2007)
Keyphrases