A graph-based simplex algorithm for minimizing the layout size and the delay on timing critical paths.