Variable-latency signed addition on FPGAs.

Alessandro Cilardo

Published in: FPL (2015)

Keyphrases

data sets
data structure
response time
hardware implementation
databases
machine learning
genetic algorithm
probabilistic model
probability distribution