Login / Signup

Retiming for Delay Recovery After DfT Insertion on Interdie Paths in 3-D ICs.

Brandon NoiaKrishnendu Chakrabarty
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2014)
Keyphrases