Login / Signup
A 2.45-GHz 0.13-µm CMOS PA With Parallel Amplification.
Patrick Reynaert
Michiel S. J. Steyaert
Published in:
IEEE J. Solid State Circuits (2007)
Keyphrases
</>
high speed
power consumption
data sets
neural network
parallel processing
low power
parallel implementation
analog vlsi
vlsi circuits
computer architecture