An efficient timing model for hardware implementation of multirate dataflow graphs.

Nitin Chandrachoodan Shuvra S. Bhattacharyya K. J. Ray Liu

Published in: ICASSP (2001)

Keyphrases

hardware implementation
probabilistic model
multiscale
neural network
multiresolution
high speed
efficient implementation