Login / Signup
A process-independent, 800-MB/s, DRAM byte-wide interface featuring command interleaving and concurrent memory operation.
Matthew M. Griffin
Jared Zerbe
Grace Tsang
Michael Ching
Clemenz L. Portmann
Published in:
IEEE J. Solid State Circuits (1998)
Keyphrases
</>
wide range
design process
process model
past experience