On Mapping Algorithms to Linear and Fault-Tolerant Systolic Arrays.

Viktor K. Prasanna Yu-Chen Tsai

Published in: IEEE Trans. Computers (1989)

Keyphrases

fault tolerant
fault tolerance
distributed systems
computational cost
significant improvement
computational complexity
optimization problems
interconnection networks
data structure
worst case
fine grained
load balancing