Login / Signup
An Efficient Configurable Hardware Accelerator Design for CNN on Low Memory 32-Bit Edge Device.
Rama Muni Reddy Yanamala
Muralidhar Pullakandam
Published in:
iSES (2022)
Keyphrases
</>
low memory
edge detection
control unit
embedded systems
hardware implementation
cellular neural networks
hardware architecture
image processing
video sequences
low cost
image quality