Login / Signup
Design and Evaluation of Low-Complexity Radiation Hardened CMOS Latch for Double-Node Upset Tolerance.
Jing Guo
Shanshan Liu
Lei Zhu
Fabrizio Lombardi
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2020)
Keyphrases
</>
low complexity
vlsi architecture
power consumption
motion estimation
low power
computational complexity
real time
machine learning
three dimensional
high speed
infrared
video streaming
circuit design
lower complexity
cmos technology