Login / Signup

A 2.3-MW, 950-MHz, 8-Bit Fully-Time-Based Subranging ADC Using Highly-Linear Dynamic VTC.

Kenichi Ohhata
Published in: VLSI Circuits (2018)
Keyphrases
  • high speed
  • dynamic environments
  • integer arithmetic
  • neural network
  • genetic algorithm
  • information systems
  • case study
  • high frequency
  • closed form
  • transfer function
  • shift register