Login / Signup
Minimizing peak power in synchronous logic circuits.
Kambiz Rahimi
Published in:
ACM Great Lakes Symposium on VLSI (2007)
Keyphrases
</>
logic circuits
low power
power consumption
power reduction
power dissipation
tunnel diode
low cost
functional decomposition
gate array
neural network
pattern recognition
high speed
logic synthesis