Sign in
A 0.8-3.4 GHz process variation insensitive duty-cycle corrector for high-speed memory I/O links.
Heejae Hwang
Jongsun Kim
Published in:
IEICE Electron. Express (2019)
Keyphrases
</>
high speed
duty cycle
information systems
real time
design process