Login / Signup

An analytical, transistor-level energy model for SRAM-based caches.

Nikolaos BellasIbrahim N. HajjConstantine D. Polychronopoulos
Published in: ISCAS (6) (1999)
Keyphrases